### **UTILITY** PATENT APPLICATION **TRANSMITTAL**

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No. 0100.0000430 First Inventor or Application Identifier Caruk, et al. Title METHOD AND APPARATUS FOR CONFIGURING AN INPUT/OUTPUT BUFFER FOR AN INTEGRATED BUS BRIDGE AND GRAPHICS CONTROLLER

Total Pages 38 Express Mail Label No. EL559560777US

APPLICATION ELEMENTS	ADDRESS TO: Assistant Commissioner for Patents
See MPEP chapter 600 concerning utility patent application	Box Patent Application
contents.  1. Fee Transmittal Form	Washington, DC 20231  5. Microfiche Computer Program (Appendix)
(Submit an original, and a duplicate for fee processing)	1 3 (1)
2. Specification Total Pages 25	6. Nucleotide and/or Amino Acid Sequence
(preferred arrangement set forth below)	Submission (if applicable, all necessary)
- Descriptive title of the Invention	a. Computer Readable Copy
- Cross References to Related Applications	b. Paper Copy (identical to computer copy)
<ul> <li>Statement Regarding Fed sponsored R &amp; D</li> <li>Reference to Microfiche Appendix</li> </ul>	c. Statement verifying identity of above copies
- Background of the Invention	ACCOMPANYING ADDITION DADES
- Brief Summary of the Invention	ACCOMPANYING APPLICATION PARTS
- Brief Description of the Drawings (if filed)	7. Assignment Papers (cover sheet & document(s))
- Detailed Description	8. 37 CFR 3.73(b) Statement Power of
<ul><li>Claim(s)</li><li>Abstract of the Disclosure</li></ul>	(when there is an assignee) Attorney
3. Drawings (35 USC 113) Total Sheets 4	9. English Translation Document (if applicable)
4. Oath or Declaration Total Pages 3	10. Information Disclosure Copies of
a. Newly executed (original or copy)	Statement (IDS)/PTO-1449 IDS Citations
b. Copy from a prior application	11. Preliminary Amendment
(37 CFR 1.63(d))	12. Return Receipt Postcard (MPEP 503)
(for continuation/divisional with Box 17 completed)	(Should be specifically itemized)
[Note Box 5 below]	13. Small Entity Statement filed in Prior Statement(s) Application, Status still proper
i. DELETION OF INVENTOR(S)	Statement(s) Application, Status still proper and desired.
Signed statement attached deleting	14. Certified Copy of Priority Document(s)
inventor(s) named in the prior application,	(if foreign priority is claimed)
see 37 CFR 1.63(d)(2) and 1.33(b).	15. Other
	_
16 M. COMPANIAN AND TO A PROPERTY OF	
16. If a CONTINUING APPLICATION, check app	ropriate box and supply the requisite information:
Continuation Divisional Continuation-in	n-part (CIP) of prior application No:
Prior Application Information: Examiner	Group / Art Unit:
17. CORRESPO	ONDENCE ADDRESS
Customer Number or Bar Code Label	or, Correspondence Address Below
	est appendence that each policy
Markison &	& Reckamp, P.C.
	in Road, Suite 107
	Texas 78746
<b>Telephone:512-347-9223</b>	Facsimile: 512-347-9224
Name and Registration Jeffrey D. Ja	acobs, Reg. No. 40,029
Number (Print/Type)	100000 TERE TION HORON
Signature ()	Date 6/5/

# hard took the head had then then it had the first that the first that

IN THE UNITED STATES PATE.	NT AND TRADEMARK OFFICE					
Applicant: Caruk, et al.	Examiner:					
Serial No:	Art Group:					
Filing Date:	Docket No: 0100.0000430					
Title: METHOD AND APPARATUS FOR OBUFFER FOR AN INTEGRATED BUS BR						
To the Honorable Commissioner of Patents and Trademarks Washington, D.C. 20231						
CERTIFICATE OF EXPRESS MAILING						
Express Mail Label No. EL559560777US  Date of Deposit: 6-5-00	Name of Depositor: Terri Alloway (print or type)  Signature:					
I hereby certify that this paper and the ite U.S. Postal Service "Express Mail Post Office to 1.10 on the 'Date of Deposit', indicated above, as and Trademarks, Washington, D.C. 20231.  Items accompanying this Certificate of E  Filing papers for a new patent application A specification and drawings for Transmittal cover letter; Assignment agreement with Rec Combined Declaration and Power Statement of Small Entity Status Information Disclosure Statement Return upon receipt post card;	Express Mailing: n, such filing papers include: a new patent application; ordation Form Cover Sheet; or of Attorney;					

## FILING OF A UNITED STATES PATENT APPLICATION

In the United States Patent and Trademark Office

### Title:

### METHOD AND APPARATUS FOR CONFIGURING AN INPUT/OUTPUT BUFFER FOR AN INTEGRATED BUS BRIDGE AND GRAPHICS CONTROLLER

### **Inventors:**

Name: Gordon Caruk	Name: Kuldip Sahdra					
Address: 29 Alderbury Crescent	Address: 16 Pathlane Road					
Bramalea, Ontario L6T IP5	Richmond Hill, Ontario L4B 4A5					
Name: Arkadi Avrukin	Name: Michael Frank					
Address: 5069 Corducci Drive	Address: 718 Old San Francisco Road #236					
Pleasanton, California 94588	Sunnyvale, California 94086					
Name: Jamil Ahmed	Name: James B. Fry					
Address: Box 690 Purvis Street, RR#1	316 Alex Doner Drive					
Stroud, Ontario LOL 2M0	Newmarket, Ontario L3X 1G4					
Name: Sasa Marinkovic						
Address: 145 Marlee Ave., Apt. 1710						
Toronto, Canada M6B 343						

**Attorney of Record** Jeffrey D. Jacobs Registration No. 40,029 115 Wild Basin Road, Suite 170 Austin, Texas 78746 Phone (312) 347-9223 Fax (312) 347-9224

20

Express Mail Label No. 559560777US

I hereby certify that this paper is being deposited with the U.S. Postal Service "Express Mail Post Office to Addresses" service under 37 C.F.R. Section 1.10 on the 'Date of Deposit', indicated above, and is addressed to the Commissioner of Patents and Trademarks, Washington, D.C. 20231.

Name of Depositor: Terri Alloway

(print or type)

m Ũ 21 The state of the s 15

# METHOD AND APPARATUS FOR CONFIGURING AN INPUT/OUTPUT BUFFER FOR AN INTEGRATED BUS BRIDGE AND GRAPHICS CONTROLLER

### Field Of The Invention

The invention relates generally to computer systems and more particularly to integration of bus bridges, graphics devices, or other devices.

10

15

### **Background Of The Invention**

As improved fabrication techniques allow greater and greater circuit density within electronic devices, functionality previously distributed over several chips migrated onto a single chip. Microprocessors, for example, now perform functions previously found on coprocessors and peripheral controllers in addition to the more traditional processing role. However, migrating several functions onto a single chip hinders an end user's ability to upgrade peripheral functions that have migrated onto the processor. For example, if a graphics controller or other peripheral controller is implemented integrally with a processor, the end user may have difficulty upgrading the graphics controller without having to purchase a new microprocessor or computer system.

∏ [] \_\_ 20

The migration of functionality onto a single chip therefore can lock the end user into a single configuration. When a chip set implements peripheral controllers on the same chip as the processors, it can be difficult for an end user to disable on-chip peripheral controllers to upgrade as new peripheral controllers become available. One of the new chip sets includes an integrated bus bridge and graphics controller. Migrating the bus bridge and graphics controller onto a single chip allows much more efficient reuse as well as the elimination of redundant circuitry, as well as reducing cost. The internal graphics controller can quickly access main memory via the on-chip bus bridge. However, the new chip set does not forego expandability. As new graphics controllers become available, the end user can insert expansion cards containing upgrade graphics controllers into expansion slots within the computer system. A graphics controller implemented on an expansion card is coupled to the

30

25

bus bridge via a bus, typically either an accelerated graphics port (AGP) bus or peripheral component interconnect (PCI) bus. Both of these bus types are source terminated, in that they rely on a reflected wave to be absorbed by the output impedance of the signal driver. The output impedance of the driver equals the line impedance.

5

10

15

25

30

However, the presence of an expansion slot coupled to the expansion bus presents problems for the on-chip graphics controller when no expansion graphics controller is inserted into the expansion slot. For example, when the bus bridge provides a signal for the on-chip graphics controller, echoes or signal reflections from the expansion slot can interfere with the on-chip graphics controller's reception of the signal. Because the bus bridge and on-chip graphics controller are implemented on the same chip, signals propagate from the bus bridge to the on-chip graphics controller, by going all the way down the bus to the expansion slot and then are reflected back before the on chip graphics controller sees the full magnitude of the signal. The elapsed time is twice as long as the signal takes to get to the graphics controller in the expansion slot. Since the bus specifications are defined to the device farthest away from the bus bridge, either the bus has to be half the length defined by the specification, or the bus has to be non-compliant with the specifications.

In many respects, the expansion bus terminating in the empty expansion slot operates as a transmission line. Source terminated busses operate with the impedance of the output buffer, approximately equal to the ended transmission line impedance. The bus bridge applies a voltage to the expansion bus, implementing a signal that propagates down the expansion bus and is then reflected back towards the bus bridge. Because the impedance at the expansion slot is infinite, the reflection coefficient is one. Therefore, the reflected signal reinforces the propagating signal and produces a voltage double the applied voltage. The onchip graphics controller, therefore, receives a first voltage directly from the on-chip bus bridge, and later receives a reflection signal to bring it up to the full magnitude. Operating at high speeds, the interface between the bus bridge and the on-chip graphics controller suffers excessive delay caused by driving the signal out to the expansion slot and back again to get to the on-chip graphics controller.

Therefore, a need has arisen for a configurable bus interface coupling an internal bus

10

15

20

25

30

bridge, an internal circuit such as an on-chip graphics controller and an external circuit such as an expansion slot configured to receive an expansion or upgrade graphics controller.

### **Brief Description Of The Drawings**

- FIG. 1 illustrates a conventional computer system 12 with a processing unit 10, coupled to a northbridge 20.
- FIG. 2 shows the additional impedance of the AGP bus extending to the external circuit 50, according to the circuit shown in FIG. 1.
- FIG. 3 shows the voltage of the AGP bus at three different points along the AGP bus of FIG. 1.
- FIG. 4 shows a computer system 144 according to one embodiment of the present invention.
- FIG. 5 shows a computer system including a configurable bus interface circuit according to an exemplary embodiment of the present invention.

### Detailed Description Of a Preferred Embodiment of The Invention

The present invention includes a configurable bus interface circuit that includes an internal bus bridge and an internal circuit such as an internal (i.e., on-chip) graphics controller. The configurable bus interface circuit also includes an internal I/O circuit such as a buffer coupled between the bus bridge and the external circuit, operably coupled to prevent any signals from the external circuit from reaching the internal circuit. Accordingly, no signals reflected from an empty expansion slot (i.e., transmission line effects) can reach an on-chip graphics controller.

FIG. 1 shows a conventional computer system 12 with a processing unit 10, coupled to a northbridge 20. The northbridge 20 is a well-known bus bridge configured to couple a memory bus 28, a processor bus 32, and an expansion or system bus such as a PCI bus 60. The memory bus 28 couples the northbridge 20 to a memory 26. The processor bus 32 couples the northbridge 20 to the processing unit 10. The PCI bus 60 couples the northbridge 20 to other devices within the computer system 12.

The northbridge 20 shown in FIG. 1 is also coupled to an accelerated graphics port

bus, referred to as AGP bus 90. The AGP bus 90 is coupled to both an external circuit 30 and an external circuit 50. Accordingly, both the external circuit 30 and the external circuit 50 receive signals from the northbridge 20 over the AGP bus 90. A southbridge 70 couples the PCI bus 60 to an additional bus 80.

5

10

It will be understood that AGP is offered as an example of a bus protocol, and that other bus protocols may be used without departing from the present invention. For example, an NGP bus protocol or a PCI bus protocol may be used instead of, or in conjunction with, an AGP bus. It will also be understood that the term "coupled" refers to components that are coupled indirectly as well as to components that are coupled directly.

The external circuit 30 is a graphics controller that is further coupled to a first graphics monitor (not shown). The external circuit 30 may access the memory 26 or other devices coupled to the PCI bus 60, and displays data on the first graphics monitor. The external circuit 50 is also a graphics controller that may be coupled to a second graphics monitor (not shown). However, the external circuit 50 may be removed from the computer system 12.

The northbridge 20 issues graphics data over the AGP bus 90. The AGP bus 90 couples both the external circuit 30 and the external circuit 50 (residing within an expansion slot, not shown) to the northbridge 20. . The portion of the AGP bus 90 that couples the external circuit 50 to the northbridge 20 is the full length allowed by the specification. The external circuit 30 is close to the same end of the AGP bus 90 as the northbridge 20, so the propagation delay between the external circuit 30 and the northbridge 20 is relatively short. However, the AGP bus 90 also returns a reflection signal from the external circuit 50 to the external circuit 30. The round-trip propagation delay between the northbridge 20 and the external circuit 30 is approximately twice as long as the trip to the external circuit 50 (i.e., the full length allowed by the specification). This propagation delay postpones a time at which the signal at theinternal circuit 30 reaches full magnitude.

30

25

FIG. 2 shows the additional impedance of the AGP bus 90 extending to the external circuit 50, according to the circuit shown in FIG. 1. The path of the wavefront is a source-

terminated transmission line. FIG. 2 includes a source 202 that is a unit step voltage source, an output impedance Zo, and a line impedance Zline. The source 202, located at an output of the bus bridge 20, applies a voltage to a point A which is propagated along the AGP bus 90. The AGP bus 90 operates as a transmission line between points A and C, and carries the voltage to the external circuit 30 and the external circuit 50. Zo 204 is the real impedance of the output drive on the chip.

Zline 206 represents a characteristic alternating current (AC) impedance of the AGP bus 90. Zload 208 represents an impedance of the external circuit 50. Zload 208 is effectively an infinite impedance when the external circuit 50 is removed, and also when the external circuit 50 is installed since the input impedance of the external circuit 50 is so large. The voltage at the source 202 is the initial voltage step. This step is theoretical in that it does not take into account the inpact that output impedance has on the initial wave present that is launched down the transmission line. This voltage, in an AGP 4x bus implementation, is a unit step of 1.5 volts. Because Zo 204 is equal to Zline 206, the transmission path between the source and the load is effectively a voltage divider. Point "B" is the point where the output buffer connects to the transmission line. It is also the input to the internal graphics controller (not shown). The voltage at point "B" is (Vsource) \* (Zline)/(Zo+Zline). At point B, the initial signal launched down the transmission line has a voltage of 0.75 volts. A receiver at the input to the internal graphics controller normally cannot determine the value of the signal until the voltage on the transmission line rises to approximate the full value of the source unit step.

In many respects, the expansion bus terminating in the empty expansion slot operates as a transmission line. The bus bridge applies a voltage to the expansion bus, implementing a signal that propagates down the expansion bus and is then reflected back towards the bus bridge. Because the impedance at the far end of the transmission line is essentially infinite, the reflected signal reinforces the propagating signal and produces a voltage approximately double the applied voltage.

30

25

The signal propagates along the AGP bus 90 until reaching Zload 208, which reflects the signal. Zload 208 is typically an open circuit, having infinite impedance. There is a

10

15

20

25

30

reflection coefficient of (Zload-Zline)/(Zo\*Zline). When this is matched, the reflection coefficient is zero, and there is no reflection. When this is open, the reflection coefficient is one. At point "C," the voltage doubles upon the arrival of the signal, due to the reflection. The signal is reflected back, doubling the voltage on the transmission line as it propagates. When the reflection reaches the source 202, Zo 204 absorbs the reflection. Since Zo = Zline, Zo-Zline=0. This makes the reflection coefficient 0, so no subsequent reflection will occur. Eventually, the reflection reaches point B, and is added to the original signal, doubling the signal.

A receiver at point B does not see the full 1.5 volts immediately. Specifications normally consider only the propagation time from the source to the load. The propagation time from the source to the load and then returning to point B is a delay that can, unfortunately, exceed the specifications. The receiver at point B actually sees the voltage later than does the receiver at point "C."

The external circuit 50 is shown as an effective impedance Zload 208. The bus driver operational protocol can be represented as a voltage source and an impedance Zo 204. The effective impedance of the AGP bus 90, as seen by the northbridge 20, is represented as Zline 206. The impedance, Zload (approximately infinite) does not match the loaded transmission line impedance, Zline 206. Therefore, the mismatched impedance creates a reflection from the expansion slot that propagates back through the AGP bus 90 to the external circuit 30.

FIG. 3 shows the voltage of the AGP bus at three different points along the AGP bus of FIG. 1. It should be understood that the source 202 and the Zo 204 represent an output buffer that drives the AGP bus signal. Trace A of FIG. 3 shows the voltage at the output of the voltage source portion that is implementing the bus driver operational protocol. This is a theoretical waveform that does not take into account the impact that the output impedance (Zo 204) has on the initial wavefront. In trace A, a relatively abrupt increase in voltage implements the application of a signal. The voltage rises relatively abruptly, from zero volts to 1.5 volts.

Trace C represents the voltage detected at the load. Trace B shows the signal at the output of the chip at point B. In trace B, the applied signal is almost immediately detected. However, it is only at half-magnitude due to the Zo/Zline voltage divider. Any delay between the rise in trace A and the first rise in trace B is due to propagation delay in the bridge's output. Trace C shows the voltage of the AGP bus 90 observed at a point adjacent to the external circuit 50. As can be seen upon examination of trace C, a rise in voltage is delayed with respect to the corresponding rise in voltage of trace A and trace B. The relative delay between the rise of trace B and the rise of trace C is due to the propagation delay along the length of the AGP bus 90, from the northbridge 20 to the external circuit 50.

10

5

Returning to trace B, a second rise in the voltage of the AGP bus 90 as observed at the external circuit 30 is due to a reflection of the rise in trace C. The second increase in the voltage shown in trace B brings the signal at the external circuit 30 to full magnitude.

FIG. 4 shows a computer system 144 according to one embodiment of the present invention. The computer system 144 includes a bus bridge graphics unit, for example an integrated bus bridge graphics unit 194, belonging to a chip set of the computer system 144. The integrated bus bridge graphics unit 194 includes a second internal circuit, for example a bus bridge 120 having a bus interface to a processor bus. The bus bridge 120 may be replaced with any internal circuit. A processor bus 132 couples the bus bridge 120 to an optionally-integrated CPU 128. A memory bus 138 couples the bus bridge 120 to a memory 136. An accelerated graphics port bus 190 couples the bus bridge 120 to a first internal circuit (represented as an internal circuit 130), for example a graphics controller having an interface to a video monitor (not shown). The internal circuit 130 may be coupled to a first graphics monitor (not shown). The bus bridge 120 may be a northbridge, similar to the northbridge 20 of FIG. 1, or may be any other device suitable for passing signals between the CPU 128 and the internal circuit 130. The bus bridge graphics unit 194 optionally integrates any or all of the formentioned circuits and components.

30

25

The accelerated graphics port bus 190 is shown for illustrative purposes. Although an actual bus may be optionally included, the bus bridge 120 may be connected directly to the internal circuit 130 without any bidirectional or multiple driver nets. The accelerated graphics port bus 190 is shown to illustrate signals passing between the bus bridge 120 and the internal circuit 130. There need not be any preservation of the bus protocols; and, need not be restricted to AGP or to PCI. The PCI bus protocol is presented as an example. Any connection protocol serves to provide connection.

5

10

15

The integrated bus bridge graphics unit 194 also includes an internal I/O circuit 140, coupled to an external circuit 150 by a first external signal path, for example an AGP bus extension 192. The external circuit 150 may be coupled to a second graphics monitor (not shown). The internal I/O circuit 140 is merely an example, and may be replaced with any suitable circuit, such as a device unidirectionally coupled between the AGP bus 190 and the AGP bus extension 192. "Unidirectional" in this sense does not refer to the bus itself, which is a well-known AGP bus; instead, unidirectional refers to the ability to intercept and eliminate a flow of data or signals in one direction while permitting the flow of data or signals in the other direction. The internal I/O circuit 140 is, for example, a buffer capable of allowing data to flow in only one direction.

Also shown in FIG. 4, the external circuit 150 is coupled to the integrated bus bridge graphics unit 194 via the internal I/O circuit 140. In some embodiments, the external circuit 150 may represent nothing more than an empty expansion slot operably coupled to receive an upgrade graphics controller. If desired, a user or an original equipment manufacturer (OEM) may include an upgrade graphics controller within the expansion slot, representing another embodiment of the external circuit 150. The external circuit 150 allows a user or a manufacturer to add expansion devices to the computer system. Expansion devices include upgrade graphics cards. In other embodiments, network interface cards, memory devices, or parallel processors may be added by inserting appropriate expansion cards into the expansion slot of the external circuit 150.

30

25

Transmission line reflections are found in other situations as well. For example, whenever a board or circuit is expandable by the insertion of an expansion device, the absence of the expansion device causes reflection from the open-ended bus, wire, or trace. The reflection can interfere with signals propagating on the board or circuit among existing devices. Suppressing reflections from the open-ended bus, wire, or trace when the expansion

10

15

20

25

30

device is absent improves the ability of the existing devices to communicate.

When the external circuit 150 is merely a vacant expansion slot, circuit selection logic 185 (shown in FIG. 5) disables the propagation of signals from the external circuit 150 to the internal circuit 130. In other words, when the external circuit 150 is nothing more than a vacant expansion slot, the circuit selection logic 185 electrically isolates the external circuit 150 (and the portion of the AGP bus 190 extending from the internal I/O circuit 140 to the external circuit 150) from the internal circuit 130 (and the portion of the AGP bus 190 extending from the bus bridge 120 to the internal circuit 130). On the other hand, when the external circuit 150 is, or is coupled to, a graphics controller, a circuit selection logic 185 (shown in FIG. 5) disables the internal circuit 130 and allows signals to propagate between the external circuit 150 and the bus bridge 120.

In one embodiment, the bus bridge 120, the internal circuit 130, the AGP bus 190, and the internal I/O circuit 140, and optionally a CPU 128 are all implemented on a single chip identified as the integrated bus bridge graphics unit 194. Therefore, signals propagate among the various devices on the integrated bus bridge graphics unit 194 at high speeds, having little or no bus length that could result in propagation delays.

A southbridge 170 couples a PCI bus 160 to an ISA bus 180. The southbridge 170 is a well-known secondary bus bridge, often found in computer systems between buses other than the processor bus, and may be replaced with any other device commonly found on a bus that is coupled to the bus bridge 120.

Operationally, signals from the bus bridge 120 propagate along the AGP bus 190 to both the internal circuit 130 and the external circuit 150. The internal I/O circuit 140 captures signals, when the signals are valid, from the external circuit 150. The internal circuit 130 is coupled to the bus bridge 120 bufferlessly (i.e., without any intervening I/O buffer). Buffer, in this context, refers to an I/O buffer at an edge of a chip.

The bus bridge 120 is therefore operably coupled to write to both the internal circuit 130 and the external circuit 150 in parallel. In other embodiments, the bus bridge 120 is

25

30

5

10

operably coupled to select and to write to either the internal circuit 130 or the external circuit 150. The circuit selection logic 185 (shown in FIG. 5) is operative to detect the presence or absence of a graphics controller at the external circuit 150, and to select either the internal circuit 130 or the external circuit 150 accordingly. In still other embodiments, the circuit selection logic 185 is operably configured to receive a signal from the CPU 128, and to detect the intended destination of any bus bridge signals propagating from the bus bridge 120 onto the AGP bus 190.

When the circuit selection logic 185 determines that the bus bridge 120 is directing signals to the internal circuit 130, or when the circuit selection logic 185 detects the absence of any graphics controller at the external circuit 150, the circuit selection logic 185 configures itself to obstruct the propagation of any signals from the external circuit 150 to any on-chip device. In some embodiments, the AGP bus extension 192 is a unidirectional bus that obstructs the propagation of any signals from the external circuit 150 to any on-chip device. In other embodiments, the AGP bus extension 192 is bidirectional, and the internal I/O circuit 140 includes an input buffer that provides signals to the bus bridge 120 but not to the internal circuit 130.

Alternatively, if the circuit selection logic 185 detects the presence of a graphics controller at the external circuit 150 or detects that any bus bridge signals from the bus bridge 120 onto the AGP bus 190 are intended for the external circuit 150, then the circuit selection logic 185 configures itself to permit the propagation of signals from the external circuit 150 to the AGP bus 190. When the circuit selection logic 185 allows the propagation of signals from the external circuit 150 to the AGP bus 190, the circuit selection logic 185 disables the graphics controller (not shown) located at the internal circuit 130. The disabling of the internal circuit 130 does not preclude the graphics controller at the internal circuit 130 to receive signals from the AGP bus 190.

FIG. 5 shows a computer system 144 including a configurable bus interface circuit according to an exemplary embodiment of the present invention. In the embodiment of FIG. 5, the configurable bus interface circuit is an integrated bus bridge graphics unit 194. The integrated bus bridge graphics unit 194 in one embodiment includes the CPU 128. In another

10

15

20

25

30

embodiment, the CPU 128 is implemented on a separate chip. The computer system 144 of FIG. 5 includes a bus (north) bridge 120, an internal circuit 130, and an external circuit 150. The bus bridge 120 and the internal circuit 130 reside on the integrated bus bridge graphics unit 194. The external circuit 150 resides off the integrated bus bridge graphics unit 194, and is separated from the integrated bus bridge graphics unit 194 by a chip boundary 124.

Referring again to FIG. 4, the CPU 128 controls the bus bridge 120. The bus bridge 120 is operably coupled to transfer signals among the processor bus 132, the AGP bus 190, the memory bus 138, and the PCI bus 160. When the CPU 128 writes data to the memory 136, the bus bridge 120 provides the data to the memory 136 via the memory bus 136. When the CPU 128 writes data to other devices within the computer system 144, the bus bridge 120 provides the data to the PCI bus 160. The southbridge 170 passes signals from the PCI bus 160 to the ISA bus 180. The southbridge 170 is a well-known secondary bus bridge, often found in computer systems between buses other than the processor bus, and may be replaced with any other device.

When the CPU 128 writes data to internal circuit 130 or the external circuit 150, the bus bridge 120 provides the data to the appropriate circuit via AGP bus 190. When the CPU 128 writes data to the external circuit 150, internal I/O circuit 140 provides the data from the AGP bus 190 to the external circuit 150 via the AGP bus extension 192.

Referring again to FIG. 5, the bus bridge 120 includes an internal bus bridge data-out flip-flop 102, an internal bus bridge data-in flip-flop 104, and an internal bus bridge enable flip-flop 106. The various flip-flops are, for example, D-type flip-flops, toggle-type flip-flops, JK flip-flops, SR flip-flops, clock enabled D-type flip-flops, or any other type of flip-flop. The flip-flops serve to align data with the interface clock to comply with timing requirements of the AGP bus protocol.

The internal bus bridge enable flip-flop 106 provides an internal bus bridge enable signal 162 to the internal I/O circuit 118 that allows the bus bridge 120 to issue a second internal signal via a second internal signal path (a first portion of the bufferless data path 122) and an output buffer 164 over the AGP bus extension 192. The internal bus bridge data-out

10

15

20

25

30

flip-flop 102 aligns the data to comply with the AGP bus protocol, if necessary, within the bus bridge 120 pending issue of the data over the AGP bus 190 (shown in FIG. 4). The signal at the data input of the output buffer 164 is shown connected to the data input of the internal circuit data in flip flop 110, and is driven from the internal bus bridge data out flip flop 102. Any arrangement that affords the bus bridge 120 being able to send a signal to the input of the output buffer 164, and a logically similar signal to the input of the internal circuit data in flip flop 110, applies.

The bus bridge 120 receives data via an internal bus bridge data-in signal 172. When the bus bridge 120 receives data, the bus bridge 120 captures the data in the internal bus bridge data-in flip-flop 104. The internal bus bridge data-in flip-flop 104 of the bus bridge 120 receives a selected signal from a selector circuit, for example multiplexer 126, via a third internal signal path. The multiplexer 126 selects whether the internal bus bridge data-in flip-flop 104 receives a signal from the external circuit 150 or from the internal circuit 130 and provides the selected signal to the internal bus bridge data-in flip-flop 104.

In one embodiment, a "strap," i.e. a pin that is set to a predetermined value as part of an initialization process, configures multiplexer 126. Internal logic captures this value. This value is then used to configure the internal circuitry to operate in a desired mode. A control bit of a register within the integrated bus bridge graphics unit 194, or within circuitry that monitors transfers from the bus bridge 120 to the internal circuit 130 and the external circuit 150, or which is set by a mechanical switch, or by an initialization circuit configuration, determines whether the multiplexer 126 selects the external circuit 150 or the internal circuit 130. When the multiplexer 126 selects the external circuit 150, the multiplexer 126 receives a first external signal, for example signal or signals from the AGP bus extension 192, via an input buffer 166. When the multiplexer 126 selects the internal circuit 130, the multiplexer 126 receives a first internal signal or signals, for example an internal circuit data out signal 168, from the internal circuit data out flip-flop 108 of the internal circuit 130 over a first internal signal path.

Because the input buffer 166 does not provide a path from the external circuit 150 to the internal circuit 130, the internal circuit 130 is not affected by any transmission line

10

15

20

25

30

effects. Signals from the bus bridge 120 over the bufferless data path 122 to the internal circuit 130 are not corrupted by any signals from the external circuit 150. In particular, signals from the bus bridge 120 over the bufferless data path 122 to the internal circuit 130 are not corrupted by any reflection signals that are reflected from the external circuit 150 and that represent a delayed version of the second signal.

The internal circuit 130 includes an internal circuit data-in flip-flop 110 and the internal circuit data-out flip-flop 108. When the internal circuit 130 is configured to receive data, the data is captured in the internal circuit data-in flip-flop 110. When the internal circuit 130 is configured to provide data, the internal circuit data-out flip-flop 108 provides the data.

Significantly, the internal circuit 130 does not require an internal circuit enable flip-flop. The internal circuit 130 never drives the AGP bus extension 192, so the internal circuit 130 never has occasion to enable the output buffer 164. Therefore, there is no need for an enable flip-flop.

Advantageously, the computer system 144 of FIG. 5 includes a fourth internal signal path, for example a second portion of the bufferless data path 122, which provides a direct connection from the internal bus bridge data-out flip-flop 102 of the bus bridge 120 to the internal circuit data-in flip-flop 110 of the internal circuit 130. This connection provides a fourth internal signal from the bus bridge 120 and is extremely fast. Whenever the bus bridge 120 provides data over the AGP bus 190 (shown in FIG. 4), such data is received by the internal circuit 130 and captured in the internal circuit data-in flip-flop 110 for processing within the internal circuit 130. This high speed direct connection cannot be corrupted by any reflection signal propagating from the external circuit 150. There is no path, buffered or unbuffered, that would allow reflection signals from the external circuit 150 to corrupt bus bridge signals propagating along the bufferless data path from the bus bridge 120 to the internal circuit data-in flip-flop 110. Also, this direct connection does not require any enabling or storage.

The computer system 144 of FIG. 5 also includes the internal I/O circuit 118,

25

30

5

10

implementing the internal I/O circuit 140 of FIG. 4. The internal I/O circuit 118 includes a pair of buffers. The output buffer 164 of the pair of buffers passes bus bridge signals from the internal bus bridge data-out flip-flop 102 via the AGP bus 190 (shown in FIG. 4) to the external circuit 150. The output buffer 164, therefore, operates in parallel with the bufferless data path 122 from the internal bus bridge 120 to the internal circuit 130. When the bus bridge 120 issues a bus bridge signal, the bus bridge signal therefore passes along two parallel paths: a first path to the internal circuit 130 and the second path to the external circuit 150.

The input buffer 166 of the internal I/O circuit 118 receives signals from the external circuit 150 and directs such signals away from the internal circuit 130. Accordingly, the internal I/O circuit 118 electrically isolates the internal circuit 130 from the external circuit 150. The input buffer 166 of the internal I/O circuit 118 directs the signals received from the external circuit 150 to the multiplexer 126. Signals from the internal circuit 130 are also provided to the multiplexer 126. The multiplexer 126 is controlled, in one embodiment, by a control bit of a register within the integrated bus bridge graphics unit 194.

In another embodiment, the mulitplexer 126 is controlled by circuitry that monitors transfers from the bus bridge 120 to the internal circuit 130 and the external circuit 150. If desired, the multiplexer 126 may be set by a mechanical switch, or an initialization circuit configuration. When the bus bridge 120 is addressing the external circuit 150, the circuit selection logic 185 causes the multiplexer 126 to select signals from the external circuit 150 via the input buffer 166 of the internal I/O circuit 118. When the bus bridge is targeting the internal circuit 130, the circuit selection logic 185 causes the multiplexer 126 to select signals from the internal circuit 130 directly via the internal circuit data-out flip-flop 108.

The output of the multiplexer 126 provides signals to the internal bus bridge data-in flip-flop 104 of the bus bridge 120. Accordingly, the bus bridge 120 is able to receive signals from only one of the internal circuit 130 and the external circuit 150, at any given time.

Accordingly, the computer system 144 isolates the internal circuit 130 from the external circuit 150. In this embodiment, although signals from the bus bridge 120 are

25

provided to both the internal circuit 130 and the external circuit 150, internal circuit 130 cannot receive signals from the external circuit 150, and the external circuit 150 cannot receive signals from the internal circuit 130. Another embodiment allows communication between the internal circuit 130 and the external circuit 150, by including appropriate mulitplexers at the input to the internal circuit data-in flip-flop 110, and the input to a data input of the output buffer 164. By electrically isolating the internal circuit 130 from the external circuit 150, the computer system 144 protects the internal circuit 130 from reflection signals bouncing from the external circuit 150, by separating the bufferless data path 122 from the external circuit 150.

10

5

The external circuit 150 of FIG. 5 includes an external circuit data-out flip-flop 112 and an external circuit data-in flip-flop 114, as well as the external circuit enable flip-flop 116. The external circuit data-out flip-flop 112 is operably coupled to provide signals from a device located at the external circuit 150, or coupled to the computer system 144 via the external circuit 150. The external circuit data-out flip-flop 112 is operably coupled to align the first external signal to comply with timing requirements of the AGP bus protocol.

The external circuit data-in flip-flop 114 is operably coupled to receive signals from the AGP bus 190 for the external circuit 150, or for a device coupled to the computer system 144 via the external circuit 150. The external circuit data-in flip-flop 114 is operably coupled to capture signals (representing data or instructions), while the signals are valid, pending the external circuit 150 reading the data or instructions from the AGP bus 190.

The device provides a configurable bus interface such as an input/output buffer that couples an internal bus bridge, an internal circuit such as an on-chip graphics controller and an external circuit such as an expansion slot configured to receive an expansion or upgrade graphics controller. The device is appropriate for an integrated bus bridge and graphics controller.

30

It should be understood that the implementation of other variations and modifications of the invention in its various aspects will be apparent to those of ordinary skill in the art, and that the invention is not limited by the specific embodiments described. For example, in

computer systems having an integrated PCI bus and AGP bus, the external circuit may be any PCI bus expansion slot, and the graphics controller may be any bus slave. It is therefore contemplated to cover by the present invention, any and all modifications, variations, or equivalents that fall within the spirit and scope of the basic underlying principles disclosed and claimed herein.

10

15

20

30

### Claims

### WHAT IS CLAIMED IS:

5 1. A configurable interface circuit comprising:

a first internal circuit operable to provide a first internal signal via a first internal signal path;

an input buffer operable to receive a first external signal via an first external signal path; and

a selector circuit coupled to the first internal circuit via the first internal signal path, and to the input buffer, the selector circuit operable to select either the first internal signal or the first external signal to provide a selected signal.

2. The configurable interface circuit of Claim 1, further comprising:

an output buffer operative to receive a second internal signal via a second internal signal path and to provide the second internal signal via the first external signal path.

3. The configurable interface circuit of Claim 1, wherein:

the first internal signal path and the first external signal path are operable to propagate signals in accordance with a common protocol.

4. The configurable interface circuit of Claim 3, wherein: protocol is a PCI bus protocol.

25 5. The configurable interface circuit of Claim 3, wherein: protocol is an AGP bus protocol.

6. The configurable interface circuit of Claim 3, wherein: protocol is an NGP bus protocol.

7. The configurable interface circuit of Claim 2, further comprising:

18

15

20

25

30

a second internal circuit operable to provide the second internal signal via the second internal signal path and to receive the selected signal via a third internal signal path, the selector circuit inoperable to receive the second internal signal.

5 8. The configurable interface circuit of Claim 7, wherein:

the second internal circuit is operable to provide the second internal signal via the second internal signal path to both the first internal circuit and the output buffer.

9. The configurable interface circuit of Claim 7, wherein:

the second internal circuit is operable to receive a selected signal that is either the first internal signal or the first external signal from the selector circuit, and inoperable to receive the second internal signal from the selector circuit.

10. The configurable interface circuit of Claim 7, wherein:

the second internal circuit is operable to provide the second internal signal to the first internal circuit via a fourth internal signal path when the second internal circuit is in a first mode, and to provide the second internal signal to the output buffer via the second internal signal path when the second internal circuit is in a second mode.

- 11. The configurable interface circuit of Claim 7, wherein: the second internal circuit comprises a bus interface.
- 12. The configurable interface circuit of Claim 11, wherein: the second internal circuit is a bus bridge.
- 13. The configurable interface circuit of Claim 1, wherein: the first internal circuit comprises a bus interface.
- 14. The configurable interface circuit of Claim 11, wherein: the first internal circuit is a graphics controller.
- 15. The configurable interface circuit of Claim 2, wherein:

25

5

10

the first internal circuit is operable to receive the second internal signal via the second internal signal path.

16. The configurable interface circuit of Claim 1, further comprising:

a bus bridge, comprising a bus interface, operable to provide a second internal signal to the first internal circuit via a second internal signal path and to receive the selected signal via a third internal signal path, and

an output buffer operative to receive the second internal signal via the second internal signal path and to provide the second internal signal via the first external signal path such that the input buffer and the selector circuit are inoperable to receive the second internal signal.

17. The configurable interface circuit of Claim 16, wherein:

the first internal signal path and the first external signal path are operable to propagate signals in accordance with a common protocol.

18. The configurable bus interface circuit of Claim 1, wherein:

the selector circuit is operable to provide a selected signal that is uncorrupted by transmission line effects.

19. The configurable bus interface circuit of Claim 1, wherein:

the input buffer is inoperable to provide the first external signal from the first external signal path to the first internal circuit.

20. The configurable bus interface circuit of Claim 2, wherein:

the input buffer is inoperable to provide the first external signal from the first external signal path to the first internal circuit; and

the output buffer is inoperable to provide the first external signal from the first external signal path to the first internal circuit.

10

- 21. A method for configuring a bus interface circuit comprising:

  at the internal circuit, receiving a bus bridge signal from an internal bus bridge; and
  at an internal I/O circuit, preventing signals from any external circuit from reaching
  the internal circuit.
- 22. The method of Claim 21, further comprising:

  at the external circuit, receiving the bus bridge signal from the internal bus bridge;

  and

  at the external circuit, reflecting the bus bridge signal to the internal I/O circuit.
- 23. The method of Claim 21, further comprising:

  at the bus bridge, receiving an internal circuit signal from the internal circuit;

  at the internal I/O circuit, receiving an external circuit signal from the external circuit;

  at the bus bridge, receiving the external circuit signal; and

  at the bus bridge, selecting one of the internal circuit signal and the external circuit signal.
- 24. The method of Claim 23, wherein: selecting includes multiplexing.
- 25. The method of Claim 21, wherein: receiving a bus bridge signal from the bus bridge is without input buffering.
- The method of Claim 21, wherein:
   receiving a bus bridge signal from the bus bridge comprises receiving a signal that is operably compatible with a PCI bus.
- 27. The method of Claim 21, wherein:
  receiving a bus bridge signal from the bus bridge comprises receiving a signal that is
  operably compatible with a AGP bus.

### 28. The method of Claim 21, wherein:

receiving a bus bridge signal from the bus bridge comprises receiving a signal that is operably compatible with a NGP bus.

5

10

15

20

25

30

### 29. A computer system comprising:

a processing unit coupled to a processor bus;

a memory unit coupled to a memory bus; and

an integrated bus bridge graphics unit, coupled to the memory bus and further operably coupled to provide a signal to an external graphics bus, the integrated bus bridge graphics unit comprising an internal circuit operably configured to avoid signals from the external graphics bus.

### 30. The computer system of Claim 29, wherein:

the integrated bus bridge graphics unit is further operably coupled to receive a signal from the external graphics bus via an internal I/O circuit.

### 31. The computer system of Claim 29, wherein:

the integrated bus bridge graphics unit is further configurable to select, and to provide a signal to, one of the internal circuit and the external graphics bus, and is further operably configured to isolate the internal circuit from an external graphics bus signal.

### 32. The computer system of Claim 29, wherein:

the integrated bus bridge graphics unit is further configurable to select, and to receive a signal from, one of the internal circuit and the external graphics bus.

### 33. The computer system of Claim 29, wherein:

the integrated bus bridge graphics unit is further operably configured to receive an external signal from the external graphics bus and to isolate the internal circuit from the external signal.

### 34. The computer system of Claim 33, wherein:

the integrated bus bridge graphics unit is further operably configured to receive an external signal via an input buffer from an external circuit, and to isolate the external signal.

### 35. The computer system of Claim 29, wherein:

10


the integrated bus bridge graphics unit is operably configured to provide signals to the internal circuit bufferlessly.


- 36. The computer system of Claim 29, wherein:
- 5 the integrated bus bridge graphics unit is operably configured to provide signals to the internal circuit uncorrupted by transmission line effects.
  - 37. The computer system of Claim 29, wherein: the internal circuit is operably coupled to receive signals that are compatible with a PCI bus.
    - 38. The computer system of Claim 29, wherein: the internal circuit is operably coupled to receive signals that are compatible with an AGP bus.
    - 39. The computer system of Claim 29, wherein: the internal circuit is operably coupled to receive signals that are compatible with an NGP bus.


# METHOD AND APPARATUS FOR CONFIGURING AN INPUT/OUTPUT BUFFER FOR AN INTEGRATED BUS BRIDGE AND GRAPHICS CONTROLLER

### **Abstract Of The Invention**

A configurable bus interface circuit includes an internal bus bridge. The configurable bus interface circuit also includes an internal I/O circuit operably couplable to an external circuit, and operably coupled to the internal bus bridge. The configurable bus interface circuit also includes an internal circuit operably coupled to avoid signals from the internal I/O circuit and operably coupled to the internal bus bridge.







July Gody Just Wass Brief Hall

The House with the same

### DECLARATION FOR UTILITY OR DESIGN PATENT APPLICATION (37 CFR 1.63)

Declaration Submitted with Initial Filing, OR
Declaration Submitted after Initial Filing
(surcharge (37 CFR 1.16 (e)) required)

Attorney Docket Number
First Named Inventor Caruk, et al.
COMPLETE IF KNOWN
Application Number
Filing Date
Group Art Unit
Examiner Name

### As a below named inventor, I hereby declare that:

My residence, post office address, and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

### METHOD AND APPARATUS FOR CONFIGURING AN INPUT/OUTPUT BUFFER FOR AN INTEGRATED BUS BRIDGE AND GRAPHICS CONTROLLER

is attached hereto.  was filed on (MM/DD/YYYY) as United States Application Number or PCT International Application Number and was amended on (MM/DD/YYYY) (if applicable).  I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment specifically referred to above.  I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56.  I hereby claim foreign priority benefits under 35 U.S.C. 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or of any PCT international application having a							
Number and was amended on (MM/DD/YYYY) (if applicable).  I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment specifically referred to above.  I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56.  I hereby claim foreign priority benefits under 35 U.S.C. 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a of any PCT international application which designated at least one country other than the United States of America, listed below and have also							
Number and was amended on (MM/DD/YYYY) (if applicable).  I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment specifically referred to above.  I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56.  I hereby claim foreign priority benefits under 35 U.S.C. 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a of any PCT international application which designated at least one country other than the United States of America, listed below and have also							
claims, as amended by any amendment specifically referred to above.  I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56.  I hereby claim forcign priority benefits under 35 U.S.C. 119(a)-(d) or 365(b) of any forcign application(s) for patent or inventor's certificate, or 365(s of any PCT international application which designated at least one country other than the United States of America, listed below and have also							
claims, as amended by any amendment specifically referred to above.  I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56.  I hereby claim foreign priority benefits under 35 U.S.C. 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a of any PCT international application which designated at least one country other than the United States of America, listed below and have also							
I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56.  I hereby claim forcign priority benefits under 35 U.S.C. 119(a)-(d) or 365(b) of any forcign application(s) for patent or inventor's certificate, or 365(a of any PCT international application which designated at least one country other than the United States of America, listed below and have also							
I hereby claim foreign priority benefits under 35 U.S.C. 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a of any PCT international application which designated at least one country other than the United States of America, listed below and have also							
of any PC1 international application which designated at least one country other than the United States of America, listed below and have also							
of any PC1 international application which designated at least one country other than the United States of America, listed below and have also							
identified below by checking the hor any foreign application for putent or inventor's certificate and Company of the hor any foreign application for putent or inventor's certificate and Company of the hor any foreign application for putent or inventor's certificate and the hor any foreign application for putent or inventor's certificate and the hor any foreign application for putent or inventor's certificate and the hor any foreign application for putent or inventor's certificate and the horizontal and							
filing date before that of the application on which priority is claimed.							
Prior Foreign Country Foreign Filing Date Priority Not Certified Copy Attached?  Application Number(s) (MM/DD/YYYY) Claimed YES NO							
TES NO							
Additional foreign application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto.							
2 - 10 - 10 - 10 - 10 - 10 - 10 - 10 - 1							
I hereby claim the benefit under 35 U.S.C. 119(e) of any United States provisional application(s) listed below.							
Application Number(s) Filing Data (MM/DD/YYYY)							
Additional provisional application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto.							
I hereby claim the benefit under 35 U.S.C. 120 of any United States application(s), or 365(c) of any PCT international application designating the United States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United							
States of PUT international application in the manner provided by the first paragraph of 35 U.S.C. 112. I acknowledge the duty to displaye							
information which is material to patentability as defined in 37 CFR 1.56 which became available between the filing date of the prior application and							
the national of PCT international filing date of this application.							
U.S. Parent Application or PCT Parent Filing Date Parent Patent Number  Parent Number (MM/DD/YYYY) (if applicable)							
Parent Number (MM/DD/YYYY) (if applicable)							
Additional U.S. or PCT international application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto.							

CARACA CECTA

As a named inventor, I hereby appoint the following registered practitioner(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

Name	Registration Number	Name	Registration Number
Christopher J. Reckamp	34,414	John R. Garrett	27,888
Paul M. Anderson	39,896	Sally Daub	41,478
J. Gustav Larson	39,263	Ross D. Snyder	37,730
Jeffrey D. Jacobs	40,029		

Additional registered practitioner(s) named on supplemental Registered Practitioner Information sheet PTO/SB/02C attached hereto.

Direct all correspondence to:

Markison & Reckamp, P.C. 115 Wild Basin Road – Suite 107 Austin, Texas 78746 Telephone: 512-347-9223 Facsimile: 512-347-9224

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 U.S.C. 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Name of Sole or First Inventor:	ventor: A petition has been filed for this unsigned inventor					insigned inventor	
Given Name (first and middle [if any])			Family Name or Surname			Surname	
Gordon , Caruk							
nventor's Signature Tank			Date Monz Zzoo				
Residence City: Bramalea State: Ontario			Country:	Canada	Citizenship: Canadian		
Post Office Address 29 Alderbu	ry Crescent						
City: Bramalea	State: Ontario		ZIP: L6T	1P5		Country: Canada	
Name of Additional Joint Inventor:  Given Name (first and middle [if any])  A petition has been filed for this unsigned inventor  Family Name or Surname							
Kuldip Sahdra							
Inventor's F. A. Nalpa				Date	5/24/2000		
Residence City:Richmond Hill State: Ontai		ario	Country;	Canada	Citizenship: Canadian		
Post Office Address   16 Pathland	Road						
City: Richmond Hill	State: Ontario		ZIP: L4B	4A5		Country: Canada	
Name of Additional Joint Inventor:  A petition has been filed for this unsigned inventor							
Given Name (first and middle [if any])  Arkadi Avrukin			lzim	Family Name or Surname			
Inventor's Arkadi Hurukin			KIH	Date 06/01/00		101/00	
Residence City:Pleasanton			Country: US Citizenship: Israel		hip: Israel		
Post Office Address   5069 Carducci Drive							
City: Pleasanton State: CA		ZIF: 94588 Country: US		Country: US			

Additional inventors are being named on the Laupplemental Additional Inventor(s) sheet(s) PTO/SB/02A attached hereto.

Attorney Docket No.:



Name of Additional Joint Inventor:

PTO/SB/02A (3-97)

### **DECLARATION**

# ADDITIONAL INVENTOR(S) Supplemental Sheet Page 1 of 1

A petition has been filed for this unsigned

inventor							
Given Nam	Given Name (first and middle [if any])			Family Name or Surname			
Michael			Frank	<u>k</u>			
Inventor's	615	···			Date	, 1,	1.
Signature	hold Fe						0.0
Residence	City: Sunnyva			Count	ry: US	Citize	nship: German
Post Office Address 718 Old San Francisco Road, #236							
City: Sunnyval	e	State: CA	ZIP: 94086			Country: US	
Name of Additional Joint Inventor:  A petition has been filed for this unsigned inventor							
Given Nam	e (first and midd	lc [if any])			Family	Name or	Surname
Jamil			Ahme	ed			
Inventor's	Land (	30 1		:	Date	Mar	15/2000
Signature	J. 550 C			1			
Residence City: Stroud State: Ontario Country: Canada Citizenship: Canadian							
Post Office Address   Box 690 Purvis Street, RR #1							
City: Stroud		State: Ontario		ZIP: LO	L 2M0		Country: Canada
			,				
Given Nam	e (first and midd	le [if any])			Family	Name or	Surname
James B.		,	<u>Fry</u>		I	1	
Inventor's					Date	H	13,2000
Signature	1			.,		<u> </u>	
Residence	City: Newmar		<u>ntario</u>	Coun	try: Can	ada C	itizenship: Canadian
Post Office Address 316 Alex Doner Drive							
City: Newmark	cet	State: Ontario	)	ZIP: L3	X 1G4		Country: Canada
Given Name (first and middle [if any]) Family Name or Surname							
Sasa	Λ ,		Mari	nkovic		,	
Inventor's	Hair	and C	<u> </u>		Date	Ma	y 23 2000
Signature	- uuuu			<u> </u>			23 0000
Residence	City: Toronto	State: O	ntario	Coun	try: Can	ada C	itizenship: Canadian
Post Office Address   145 Marlee Ave., Apt. # \710							
City: Toronto		State: Ontario	)	ZIP: M	6B 3H3		Country: Canada